### Axiomatic Hardware-Software Contracts for Security

Nicholas Mosier<sup>1</sup>, Hanna Lachnitt<sup>1</sup>, Hamed Nemati<sup>1,2</sup>, Caroline Trippel<sup>1</sup>

49th International Symposium on Computer Architecture – ISCA 2022







### Hardware underpins software security

If one considers the union of all optimizations on this slide, **no instruction operand/result or data at rest is safe** [Vicarte+, ISCA'21].



2

### Hardware underpins software security



### Roadmap

- **Background:** Memory Consistency Models (MCMs)
- Leakage Containment Models (LCMs): Modeling Microarchitectural Leakage
- **Clou:** Detecting and Mitigating Microarchitectural Leakage in Programs



### Modeling program executions axiomatically with control- and data-flow happens-before relations



### Roadmap

- **Background:** Memory Consistency Models (MCMs)
- Leakage Containment Models (LCMs): Modeling Microarchitectural Leakage
- **Clou:** Detecting and Mitigating Microarchitectural Leakage in Programs

Data

\_

\_

—

Program I  

$$y = A[x];$$
 Program 2  
 $z = A[3];$ 

	Cache	3
y = A[3]	Address	C
	-	
	-	
	-	
z - Δ[3]	_	
z = A[J]		

#### Ingredients for modeling microarchitectural leakage:

- I. Instructions exhibit > I different executions.
- 2. Which execution is realized depends on hardware information flows.

Program IProgram 2
$$y = A[x];$$
 $z = A[3];$ 



leaks: x = 3

Ingredients for modeling microarchitectural leakage:

- I. Instructions exhibit > I different executions.
- 2. Which execution is realized depends on hardware information flows.

Program I  

$$y = A[x];$$
 Program 2  
 $z = A[3];$ 



cache hit (5 ns) leaks: x = 3



### Microarchitectural control flow increases leakage scope

Spectre vI: Bounds Check Bypass

// idx out-of-bounds
2: if (idx < A\_size) {
3: char secret = A[idx];
4: tmp = B[secret];
}</pre>

mispredicted branch

### Microarchitectural control flow increases leakage scope



Modern hardware predicts branch outcomes and **speculatively executes** instructions along predicted paths. <sup>13</sup>

#### MCMs lay the foundation for LCMs but fall short for modeling microarchitectural leakage



MCMs do not capture microarchitectural control-flow or microarchitectural data-flow

... but they tell us how to construct a model that does!

# Deriving a microarchitectural semantics from architectural MCMs

	MCMs / LCMs Arch. Semantics	LCMs Microarch. Semantics	
abstraction level	architecture	microarchitecture	
communication medium	memory locations	xstate	
control-flow	ро	tfo	
data-flow	rf, co	rfx, cox	
legal executions	consistency predicate	confidentiality predicate	
	encodes <b>software-</b> visible executions	encodes <b>hardware-</b> <b>specific</b> executions	

# LCMs model microarchitectural data-flow through xstate

- **xstate**<sup>1</sup>: any non-architectural state in a microarchitecture
- **xstate variables** represent hardware state elements which:
  - facilitate microarchitectural data-flow between instructions
  - be read from and written to by instructions
- Instructions may read and/or write xstate variable(s)

<sup>1</sup>The term extra-architectural state was coined in prior work [Lowe-Power+ HASP'18]; however, we assign it a different meaning in this paper.





### Detecting Leakage in Programs with LCMs Key idea: apply the standard notion of co

**Key idea:** apply the standard notion of *conditional non-interference* using rf and rfx to represent architectural and microarchitectural observations, respectively.

High level<br/>leakage<br/>definition:architectural<br/>non-interferencemicroarchitectural<br/>non-interferenceelse,<br/>microarchitectural<br/>leakage

**Observation:** searching for instances of microarchitectural leakage in programs can be reduced to searching for violations of **three non-interference rules.** 

**Example rule:rfx non-interference** ( $\bigcirc \rightarrow \bigcirc$ ) holds if for all<br/>writes w and all reads r, $w \stackrel{\mathrm{rf}}{\rightarrow} r \Rightarrow w \stackrel{\mathrm{rfx}}{\rightarrow} r$  $w \stackrel{\mathrm{rf}}{\rightarrow} r \Rightarrow v \stackrel{\mathrm{rfx}}{\rightarrow} r$ Else, there is an interfering transmitter w' where w'  $\stackrel{\mathrm{rfx}}{\rightarrow} r$ 

### rfx non-interference detects Spectre vI leakage







Transient fetch order (tfo) is used to model transient execution paths of a program.

### rfx non-interference detects Spectre vI leakage



### rfx non-interference detects Spectre vI leakage



# A taxonomy for classifying transmitters by severity

**universal** data transmitter

(!!!)

2 addr





# A taxonomy for classifying transmitters by severity



# A taxonomy for classifying transmitters by severity



### Roadmap

- **Background:** Memory Consistency Models (MCMs)
- Leakage Containment Models (LCMs): Modeling Microarchitectural Leakage
- **Clou:** Detecting and Mitigating Microarchitectural Leakage in Programs

# Clou: detecting and and mitigating speculative leakage with LCMs



# Clou is fast, scalable, and has found bugs in real-world code

- Detects all leakage in benchmarks: PHT, STL, FWD, NEW
- More scalable than previous tools:
  - Binsec/Haunted [Daniel+ NDSS21]
  - Pitchfork [Cauligi+ PLDI20])
- Reported **7 new Spectre v4 vulnerabilities** in Libsodium
- Reported 5 new Spectre vl vulnerabilities in OpenSSL

BH runtime (s) Clou runtime (s) Benchmarks 20.9 2.8 PHT STL 6.1 4.3 FWD 589.3 **4**.1 NEW 32.5 1.0 18.8 1.14 tea donna TO 112052 1008 secretbox TO ssl3-digest 1318 TO 95900 mee-cbc ΤO

**Runtimes** (universal data leakage)

#### Crypto-library Analysis (universal data leakage)

<b>Crypto library</b>	% Functions analyzed	% LOC analyzed
libsodium API	100%	100%
OpenSSL API	90% / 81%	58% / 60%

### LCMs: Additional Topics\*

- Universal control transmitters and control transmitters
- Full non-interference definition
- LCMs capture leakage on behalf of Spectre v4, Spectre-PSF, Indirect Memory Prefetchers, Silent Stores
- fr, frx relations
- Clou optimizations
- Subrosa toolkit for formal LCM development and analyses

\*Nicholas Mosier, Hanna Lachnitt, Hamed Nemati, and Caroline Trippel. "Axiomatic Hardware-Software Contracts for Security". ISCA 2022.<sup>27</sup>

### Key Takeaways

- Microarchitectural data- and control-flow are key building blocks of microarchitectural leakage
- LCMs support reasoning about the security implications of hardware on software with a leakage definition based on conditional non-interference
- LCMs support classifying transmitters according to leakage scope/severity
- Clou discovered 7 new Spectre v4 vulnerabilities in libsodium
- Clou discovered 5 new Spectre vI vulnerabilities in OpenSSL, confirmed by developers: https://www.openssl.org/blog/blog/2022/05/13/spectre-meltdown/

Title: "Axiomatic Hardware-Software Contracts For Security" GitHub: <u>nmosier/clou</u>, <u>nmosier/clou-bugs</u>, <u>ctrippel/subrosa</u> Email: <u>nmosier@stanford.edu</u> Nicholas Mosier, Hanna Lachnitt, Hamed Nemati, and Caroline Trippel. 2022. Axiomatic Hardware-Software Contracts for Security. In The 49th Annual International Symposium on Computer Architecture (ISCA '22). https: //doi.org/10.1145/3470496.3527412

### **Appendix Table of Contents**

- <u>Clou: OpenSSL Vulnerability</u>
- Prior Security Contract Proposals
- Modeling AES Side-Channel Leakage
- Modeling Other Optimizations with LCMs
- Clou: Results and Runtimes
- Non-Interference / Microarchitectural Leakage Definitions
- Microarchitectural Control-Flow Semantics
- Microarchitectural Data-Flow Semantics
- <u>Clou: Additional Topics</u>
- <u>Clou: New Type of Leakage</u>
- Axiomatic MCMs Ecosystem

### **Clou: OpenSSL Vulnerability**

rf

```
int SSL_get_shared_sigalgs(SSL *s, int idx,
                             int *psign, int *phash, int *psignhash,
                             unsigned char *rsig, unsigned char *rhash)
{
    const SIGALG_LOOKUP *shsigalgs;
    if (s->shared_sigalgs == NULL
         || idx < 0
           idx >= (int)s -> shared_sigalgslen // branch misprediction
         || s->shared_sigalgslen > INT_MAX)
                                     addr
        return 0;
    shsigalgs = s->shared_sigalgs[idx]; // secret accessed
    if (phash != NULL)
                                    addr
        *phash = shsigalgs->hash; // secret leaked to cache
                                                         rtx
    . . .
                                    35
```

### **Clou: libsodium Vulnerabililty**

```
static int
_sodium_base642bin_skip_padding(const char * const b64, const size_t b64_len,
                                 size_t * const b64_pos_p,
                                 const char * const ignore, size_t padding_len)
{
    int c;
    while (padding_len > 0) {
        if (*b64_pos_p >= b64_len) {
            errno = ERANGE;
            return -1;
        }
        c = b64[*b64_pos_p]; // <<< speculative store bypass</pre>
        if (c == '=') {
            padding_len--;
        } else if (ignore == NULL || strchr(ignore, c) == NULL) {
            errno = EINVAL;
            return -1:
        (*b64_pos_p)++;
    return 0;
}
```

### **Prior Security Contract Proposals**

Proposed Contracts	Requires hardware enhancements	Restrict scope of hardware features	Solely expose transient leakage	Based on operational models
Cheang+ IEEE CSF19		X	X	X
Disselkoen+ IEEE S&P19		X	X	
Mcilroy+ ARXIV19		X	X	X
Yu+ NDSS19	Х			Х
Zagieboylo+ CSF19	X			X
Guarnieri+ IEEE S&P20		X	X	X
Vassena+ ACM PL21		X	X	X
Mosier+ ISCA22		X		

### **Modeling AES Side-Channel Leakage**



 $S_i$ : *i*th byte of state after first 9 rounds (secret) rf tfo r1, [&S<sub>i</sub>] 🎯 🕻 LD Pseudo-code addr po  $S_i' \leftarrow K_{10} \oplus T_4[S_i]$ r2, [<mark>T<sub>4</sub> + r1</mark>] 😇 LD tfo Assembly LD r3,  $[\&K_{10}]$ r0, [&S<sub>i</sub>] po tfo LD data  $r_{2}, [T_{4} + r_{1}]$ LD XOR r4, r2, r3 r3, [*K*<sub>10</sub>] LD tfo DO XOR r4, r2, r3 r4,  $[\& S_i']$ ST r4,  $[\& S_i']$ ST ро 3 address transmitters – benign | data transmitter – <u>leaks secret!</u>

rfx

### **Modeling Other Optimizations with LCMs**

- Microarchitectural control-flow
  - Speculative store bypass (Spectre v4)
  - Indirect branch prediction (Spectre v2)
  - Predictive store forwarding (Spectre PSF)
- Microarchitectural data-flow
  - Prefetching
    - Indirect Memory Prefetcher [Yu+ MICRO'15]
  - Branch predictor
    - Pattern History Table [Evtyushkin+ ASPLOS'18]
    - Branch Target Buffer
  - Micro-op cache [Ren+ ISCA'21]
  - Port contention
    - AVX
  - Silent stores [Lepak+ ISCA'00]



### **Clou Results**

App.	Tool	Time (s)	Bugs
(PFun/Fun/LoC)		(DT/CT/UDT/UCT)	(DT/CT/UDT/UCT)
	Clou-pht	3252.8/ <b>3670</b>	0/0
donna	Clou-stl <sup>1</sup>	27683/21853	514(0)/0
(1/21/874)	ВН-РНТ	3600	0
	BH-STL	3600	15
	Clou-pht	495.8/495.2	0/0
secretbox	Clou-stl	512.0/507.2	0/0
(1/12/142)	вн-рнт	2611.4	17
	BH-STL	21600	26
	Clou-pht	80.7/90.8	0/0
ssl13-digest	Clou-stl	1237.8/7989.8	98(0)/53(0)
(1/23/1563)	вн-рнт	4375	13
	BH-STL	21600	1
	Clou-pht	443735/595650	7(0)/85(0)
mee-cbc	CLOU-STL	47606/646215	17(0)/6(0)
(1/6/1157)	ВН-РНТ	21600	17
	BH-STL	21600	2
libsodium	Clou-pht	995/1078	7(0)/20(0)
(646/733/7078)	Clou-stl <sup>2</sup>	49453.6/13046	1266(1)/275(89)
OpenSSL	Clou-pht	171997/-	755(60)/-
(3307/5408/161552)	Clou-stl	779209/-	11531(3383)/-

Clou's performance on various crypto benchmarks and libraries



Serial CPU runtime vs. function size for Clou's libsodium analysis (no functions time out)

### Non-interference

Definition 1: Non-interference. Given a state machine M, and its **subjects S and S',** we say that S **does not interfere** with (or is noninterfering with) S', if the actions S on M **do not affect the observations** of S'.

#### Memory-related non-interference:

- subjects S and S' can perform actions {R loc,
   W loc},
- the only shared memory locations between S and S' are read-only (RO), and
- subjects make **architectural observations through rf** edges involving actions.



#### reads-from (rf) relates store→load if load reads from store

### Microarchitectural Leakage

Definition 2: Architectural non-interference (ArchNI). S is architecturally non-interfering with S' if the actions of S do not affect the placement of rf edges involving the actions of S'.

Definition 3. Microarchitectural leakage. S does not exhibit microarchitectural leakage with respect to S' if:

ArchNI(S, S')  $\rightarrow \mu$ ArchNI(S, S')

We need: a way to define microarchitectural non-interference (µArchNI) so that we can define and reason about microarchitectural leakage.

## Microarchitectural control-flow semantics model transient execution



tfo

Encodes the transient and non-transient instruction stream.

if (cc) L1 else L2



## Microarchitectural data-flow semantics model information flow through xstate

microarchitectural data-flow

<u>rfx, cox,</u> frx

Encodes dynamic data-flow through xstate.



A confidentiality predicate constrains the legal placement of the tion, rfx, cox edges.

### **Revisiting Microarchitectural Leakage**

Definition 2: Architectural non-interference (ArchNI). S is architecturally non-interfering with S' if the actions of S do not affect the placement of rf edges involving the actions of S'.

Definition 3: Microarchitectural non-interference ( $\mu$ ArchNI). S is **microarchitecturally non-interfering** with S' if the actions of S **do not affect the placement of rfx** edges involving the actions of S'.

#### **Memory-related non-interference:**

- subjects S and S' can perform actions {R loc (RW xs), R loc (R xs), W loc (RW xs)},
- the only shared memory locations between S and S' are read-only (RO),
- subjects make architectural observations through rf edges involving actions, and
- subjects make microarchitectural observations through rfx edges involving actions

### Clou: Additional Topics

- **Optimizations** for detecting universal data leakage: sliding window, partial executions, lazy S-AEG construction, addr\_gep edges
- **Parametrizable** by dimensions of microarchitectural structures: reorder buffer size, load-store queue size
- **Program abstraction techniques**: function inlining, alias analysis, loop summarization
- Soundness and completeness guarantees and limitations: unchecked pointers assumption, external function calls, unsound aliasing, unsound control-flow, inline assembly, data dependency limit

### Clou discovered new types of leakage

• New Spectre vl.l variant:

• Combination of Spectre vl.l
+ Spectre v4
int \*p = ...;
\*p = secret;
A[x] = 0;

• New speculative
interference attack variant:
int idx = ...;
int \*\*A\_size = ...;
if (idx < \*\*A\_size) {
 // prefetches \*\*A\_size
 ... = A[idx];
}</pre>

## Axiomatic MCMs have spawned an ecosystem of tools and research



Deriving LCMs from MCMs gives us access to similar techniques!

NVIDIA PTX