

SERBERUS: Protecting Cryptographic Code from Spectres at Compile Time

Nicholas Mosier,¹ Hamed Nemati,² John C. Mitchell,¹ Caroline Trippel¹

October 30, 2025

Top Picks in Hardware and Embedded Security

¹ Stanford University

² KTH Royal Institute of Technology


Original paper: N. Mosier, H. Nemati, J. C. Mitchell, and C. Trippel, “Serberus: Protecting cryptographic code from Spectres at compile-time,” IEEE Symposium on Security and Privacy (S&P), 2024, pp. 4200–4219.

Hardware side-channel attacks

leak victim secrets to an attacker

transmitter

unsafe instruction whose execution exhibits
operand-dependent resource usage



Constant-time programming ensures secrets do not leak sequentially

```
void  
crypto_core_salsa(u8 *out, u8 *in, u8 *key,  
                 u8 *c, int rounds) {  
    // ...  
    j1 = x1 = LOAD32_LE(key + 0);  
    j2 = x2 = LOAD32_LE(key + 4);  
    // ...  
    for (i = 0; i < rounds; i += 2) {  
        x4 ^= ROTL32(x0 + x12, 7);  
        x8 ^= ROTL32(x4 + x0, 9);  
        // ...  
    }  
    // ...  
}
```



libsodium

Constant-time programming defense: Avoid passing **secrets** to the **unsafe operands** of **transmitters**

control-flow **memory access** **variable-time ops**
if (unsafe) **y = A[unsafe]** **z = unsafe/unsafe**
... in every **sequential execution** of the program.

What about **transient execution**?



```

void
crypto_core_salsa(u8 *out, u8 *in, u8 *key,
                  u8 *c, int rounds) {
    // ...
    j1 = x1 = LOAD32_LE(key + 0);
    j2 = x2 = LOAD32_LE(key + 4);
    // ...
    for (i = 0; i < rounds; i += 2) {
        x4 ^= ROTL32(x0 + x12, 7);
        x8 ^= ROTL32(x4 + x0, 9);
        // ...
    }
    // ...
}

```

<LOAD32_LE>:
 mov eax, [rdi]
 ret



libsodium

Spectre Attacks on Constant-Time Crypto Code

<crypto_core_salsa>:

...

call <LOAD32_LE>

<LOAD32_LE>:

mov **eax**, [rdi]

ret

mov [rsp+0x48], **eax**

RSB

<leak>:

mov eax, [rdi + **rax**]

...

Speculation primitives introduce mispredictions:

- conditional branch prediction (**PHT**)
- indirect branch prediction (**BTB**)
- return address prediction (**RSB**)
- store-to-load forwarding (**STL**)
- predictive store forwarding (**PSF**)


transient transmitter
(does not architecturally commit)



Spectre Attack!
secret key transiently leaked!

SERBERUS


the first software Spectre defense to secure constant-time programs featuring PHT/BTB/RSB/STL/PSF speculation on existing hardware (recent Intel E-cores)




Outline

- Overcoming fundamental challenges for compile-time Spectre defenses
 1. Making transient control-flow analysis tractable
 2. Performantly securing code that passes secrets by value
 3. Root-causing Spectre leakage in constant-time code
- SERBERUS' design and evaluation
- SERBERUS' impact


Challenge #1: Intractable to reason about unconstrained transient control-flow in software



Challenge #1: Intractable to reason about unconstrained transient control-flow in software



Challenge #1: Intractable to reason about unconstrained transient control-flow in software



Solution #1: Use Intel ISA extensions to constrain transient control-flow



Constrain transient control-flow with **Intel Control-Flow Enforcement Technology (CET)**, which provides **transient CFI** on E-core microarchitectures (e.g., *Gracemont, Crestmont*)

<crypto_core_salsa>:

e8 92 ff ff ff

call <L0

Architectural semantics defined by Intel in **2016**

<LOAD32_LE>:

Transient semantics not documented until **2024**
in response to SERBERUS

89 44 24 48

mov [rsp+0x48], eax

<leak>:

e8 92

call <...>

8b 04 07

mov eax, [rdi + rax]



Intel CET's Indirect Branch Tracking

calls/jumps can only transiently
jump to **endbranch** instructions



Solution #1: Use Intel ISA extensions to constrain transient control-flow



Constrain transient control-flow with **Intel Control-Flow Enforcement Technology (CET)**, which provides transient CFI on E-core microarchitectures (e.g., *Gracemont*, *Crestmont*)

<crypto_core_salsa>:

call <LOAD32_LE>

<LOAD32_LE>:

endbranch

mov eax, [rdi]
ret

89 44 24 48 mov [rsp+0x48], eax

<leak>:

endbranch

call <...>
mov eax, [rdi + rax]



Intel CET's Indirect Branch Tracking



calls/jumps can only transiently jump to **endbranch** instructions



Solution #1: Use Intel ISA extensions to constrain transient control-flow



Constrain transient control-flow with **Intel Control-Flow Enforcement Technology (CET)**, which provides transient CFI on E-core microarchitectures (e.g., *Gracemont*, *Crestmont*)



Intel CET's Indirect Branch Tracking

Intel CET's Shadow Stack

RRSBA Disable speculation control

returns can only
return to callsites

Solution #1: Use Intel ISA extensions to constrain transient control-flow



Constrain transient control-flow with **Intel Control-Flow Enforcement Technology (CET)**, which provides transient CFI on E-core microarchitectures (e.g., *Gracemont*, *Crestmont*)

<crypto_core_salsa>:

...

call <LOAD32_LE>

<LOAD32_LE>:

endbranch

mov eax, [rdi]

ret


mov [rsp+0x48], eax

<leak>:

endbranch

call <...>

mov eax, [rdi + rax]



Intel CET's Indirect Branch Tracking



Intel CET's Shadow Stack



RRSBA Disable speculation control

returns can only
return to callsites

Solution #1: Use Intel ISA extensions to constrain transient control-flow



Constrain transient control-flow with **Intel Control-Flow Enforcement Technology (CET)**, which provides **transient CFI** on E-core microarchitectures (e.g., *Gracemont, Crestmont*)

<crypto_core_salsa>:

...

call <LOAD32_LE>

<LOAD32_LE>:

endbranch

mov eax, [rdi]

ret


mov [rsp+0x48], eax

<leak>:

endbranch

call <...>

mov eax, [rdi + rax]



Intel CET's Indirect Branch Tracking



Intel CET's Shadow Stack



RRSBA Disable speculation control

Not Spectre defenses! Just happens to provide useful restrictions on some microarchitectures

Solution #1: Use Intel ISA extensions to constrain transient control-flow



Constrain transient control-flow with **Intel Control-Flow Enforcement Technology (CET)**, which provides transient CFI on E-core microarchitectures (e.g., *Gracemont*, *Crestmont*)

<crypto_core_salsa>:

...

call <LOAD32_LE>

<LOAD32_LE>:

endbranch

mov **eax**, [rdi]

ret


mov [rsp+0x48], **eax**

<leak>:

endbranch

call <...>

mov **eax**, [rdi + **rax**]



Intel CET's Indirect Branch Tracking




Intel CET's Shadow Stack



RRSBA Disable speculation control


still have transient leakage, but
it's much easier to reason about

Challenge #2: Passing secrets by value is unsafe in the Spectre era



returning secrets by value is inherently vulnerable...

Challenge #2: Passing secrets by value is unsafe in the Spectre era



returning secrets by value is inherently vulnerable...
...and requires expensive protections

Challenge #2: Passing secrets by value is unsafe in the Spectre era

<crypto_core_salsa>:

...

call <LOAD32_LE>

<LOAD32_LE>:

endbranch

lfence

mov **eax**, [rdi]

ret **eax**

<leak>:

endbranch

lfence

call <...>

lfence

speculation fences (e.g., lfence) stall execution of subsequent instructions until all prior instructions complete

lfence

mov [rsp+0x48], **eax**

returning secrets by value is inherently vulnerable...
...and requires expensive protections

speculation fence (expensive)

mov **eax**, [rdi + **rax**]

Solution #2: Static Constant-Time Programming, a strengthening of traditional constant-time

SERBERUS' Solution:

static constant-time (CTS) programming
extends constant-time with:



implicit public/secret typing of variables

(so that we can infer types at compile time without programmer annotations)



pass secret arguments by reference, not **value**

(so that we can scrub all secrets from registers on call/return)


Note: crypto routines generally satisfy CTS out-of-the-box

Solution #2: Static Constant-Time Programming



pass secret arguments by **reference**, not **value**

u32 LOAD32_LE(void *p) \rightsquigarrow void LOAD32_LE(void *p, u32 *out)



Solution #2: Static Constant-Time Programming



pass secret arguments by **reference**, not **value**

u32 LOAD32_LE(void *p)  **void** LOAD32_LE(void *p, **u32** *out)

```
<LOAD32_LE>:  
endbranch  
mov ecx, [rdi]  
mov [rsi], ecx
```

ret

mov [rsp+0x48], eax


```
<leak>:  
endbranch  
call <...>  
mov eax, [rdi + rax]
```

Need a formally-grounded way to identify the **root cause of leakage**

```
<leak_ecx>:  
endbranch  
call <...>  
mov eax, [rdi + rcx]
```

Challenge #3: Existing defenses do not capture the root cause of Spectre leakage in CT/CTS code


Prior work attributes transient leakage to **access instructions** [Yu+ MICRO'19], which load secrets into registers.



Inapplicable to software defenses: speculation fences do not always block sequentially accessed secrets from transiently leaking.

Solution #3: Taint Primitives

We propose the concept of **taint primitives**, instructions that cause a **publicly-typed register** to **transiently hold a secret**, i.e., a security type violation.






Taint primitives are **necessary** to transiently leak secrets in static constant-time programs.


SERBERUS: a comprehensive Spectre defense for static constant-time code

implemented for LLVM

vulnerable
static constant-time code




Spectre-hardened
static constant-time code




collectively **eliminate all taint primitives**
from **all transient executions** of the program

SERBERUS: a comprehensive Spectre defense for static constant-time code


implemented for LLVM



SERBERUS' Register Cleaning Pass




SERBERUS' Register Cleaning Pass



SERBERUS' Performance

runtime overhead (relative to insecure baseline)



Evaluated Mitigations

mitigation	PHT	BTB	RSB	STL	PSF
insecure baseline					
lfence+retpoline+ssbd	✓	✓		✓	✓
slh+retpoline+ssbd	~	✓		✓	✓
SERBERUS (this paper)	✓	✓	✓	✓	✓

SERBERUS outperforms state-of-the-art mitigations in the crypto primitives we evaluate while offering **stronger security guarantees**.

Comparison with Existing Software Defenses for Unannotated Constant-Time Code

defense	PHT conditional branch pred	BTB indirect branch pred	RSB return prediction	STL store-to-load fwding pred	PSF predictive store fwding
Intel LFENCE	✕				
UltimateSLH [Zhang+ USENIX'23]	●				
Blade [Vassena+ POPL'21]	●				
retpoline		✕			
Switchpoline [Bauer+ AsiaCCS'24]		✕			
IPRED_DIS		✕			
SSBD					✕
PSFD				✕	✕
Securest SOTA	●	✕		✕	✕
SERBERUS (this paper)	●	●	●	●	✕

LOAD32_LE's
transient leakage

Legend

- ✕ disable speculation
- secure speculation

SERBERUS' Impact

- **for users:** offering the first way to securely run CTS crypto code on existing HW
- **for vendors:** prompting industry documentation of transient CFI semantics
- **for developers:** Spectre-aware programming guidelines
- **for researchers:** a new paradigm for identifying and eliminating transient leakage
- **for architects:** the first HW-SW codesign of its kind

Impact for **users**: only way to securely run CTS crypto code on existing HW




No prior defense prevents secrets from transiently leaking via PHT/BTB/RSB/STL/PSF on existing hardware.

- SERBERUS remains the **only comprehensive defense for all CTS crypto code on existing Intel E-cores.**
- SERBERUS' open-source LLVM fork secures any CTS code that LLVM can compile
- Widely cited as the new SOTA

- **SERBERUS prompted Intel to signal that its “long-term direction” is to enforce transient CFI on all future hardware.¹**
- SERBERUS will become **more widely deployable over time.**
- In progress: **upstreaming SERBERUS into LLVM.**

deployable defenses targeting CT	PHT conditional branch pred	BTB indirect branch pred	RSB return prediction	STL store-to-load fwding pred	PSF predictive store fwding	Overhead (8KB benchmarks)
<i>Prior work</i>	●	✗		✗	✗	14.1%

Impact for **vendors**: standardization of transient CFI semantics



Impact for **developers**: Spectre-aware programming guidelines



Traditional constant-time programming permits inherently dangerous programming patterns

```
rax = secret
return rax
```

...

leak rax

Static constant-time (CTS) programming defines concrete, easy-to-follow guidelines for crypto programming in the Spectre era

```
rax = &secret
return rax
```

...

leak rax

Future adoption of CTS principles will reduce Spectre attack surface, even if no defense is enabled


- Many routines in widely used crypto libraries (OpenSSL, libsodium, HACL*) already uphold CTS

Impact for **researchers**: new way to identify and eliminate transient leakage of secrets



Access instructions do not root-cause transient leakage in CTS code.

Taint primitives precisely root-cause transient leakage in CTS code.



- Researchers have already suggested **combining access-based defenses with Serberus' taint-primitive-based defense** to extend their security guarantees to CTS code [Schmitz+ AsiaCCS'25]
- Unpublished work **generalizes taint primitives to all code**
- Unpublished work efficiently **recognizes taint primitives at runtime in HW**

Impact for architects: a new kind of HW-SW codesign



While performant, prior HW-SW codesigns require **invasive HW modifications** to track what data may be secret.

- **Heavy lifting in HW, not SW**
- **High HW complexity**
- **Unknown viability:** not implemented in existing HW; no sign of adoption in future HW

SERBERUS shows how **low-cost transient control-flow and data-flow restrictions** in HW can enable efficient compile-time defenses in SW.

- **Offloads heavy lifting from HW to SW**
- **Low HW complexity**
- **Viable:** sufficient constraints implemented in some existing HW

Motivates architects to implement **more low-cost restrictions** in future HW to enable even **more efficient SW defenses**.

Takeaways

- **SERBERUS is the first comprehensive, deployable defense** for protecting constant-time code against Spectre leakage on existing HW.
- SERBERUS has prompted **industry to document transient CFI semantics**.
- SERBERUS can be extended to...
 - **handle new speculation primitives** (e.g., SLS)
 - **run on new microarchitectures** (e.g., Intel P-cores or Arm)
 - **complement other defenses** (e.g., sandboxing defenses [Schmitz+ AsiaCCS'25])
- SERBERUS provides...
 - **crypto developers** with new guidelines for hardening their code against Spectre.
 - **researchers** with a new technique for root-causing and eliminating Spectre leakage.
 - **architects** with low-cost hardware changes to enable performant software Spectre defenses.

GitHub: <https://github.com/nmosier/serberus>

Email: nmosier@stanford.edu